## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

1. (Currently Amended) A processor comprising:

a cache;

an execution unit to execute an instruction having an operand indicating a monitor address, the instruction being part of a first thread;

a bus controller to assert a preventative signal to allow a modification of a cache line in response to receiving a memory access attempting to gain sufficient ownership of [[a]] the cache line associated with said monitor address to allow a modification of said cache line without generation of another transaction indicative of the modification;

suspend logic responsive to a second instruction in the first thread to suspend the first thread; and

resume logic to resume the first thread.

- 2. (Original) The processor of claim 1 wherein said cache is an L1 cache and wherein said processor further comprises an L2 cache.
- 3. (Original) The processor of claim 2 wherein the cache line associated with said monitor address is flushed from the L1 cache and the L2 cache in response to said instruction.
- 4. (Currently Amended) The processor of claim 1 wherein said bus controller is to generate a bus cycle in response to the instruction, the bus cycle to eliminate any-ownership of said cache line by another processor that would allow modification of said cache line without generation of another transaction indicative of modification of the cache line.
- 5. (Original) The processor of claim 4 wherein said bus cycle is a read and/or invalidating bus cycle.

Appl. No. 10/039,656 Amdt. Dated 04/14/2006

Reply to Office Action of Decmeber 15, 2006

- 6. (Original) The processor of claim 5 further comprising a monitor coupled to said bus controller to monitor bus transactions for a transaction indicative of a write to the monitor address, and to signal a monitor event in response to the transaction indicative of the write to the monitor address.
  - 7. (Original) The processor of claim 2 further comprising:
  - a plurality of write combining buffers between said L1 cache and said L2 cache;
  - a snoop port for said plurality of write combining buffers;
- a monitor coupled to said L1 cache and coupled to the snoop port to monitor memory access cycles from the execution unit and from the snoop port.
  - 8. (Currently Amended) An apparatus comprising:
  - a bus controller having a plurality of bus cycle information lines;

programmable memory access detection logic coupled to a bus, said programmable memory access detection logic comprising a storage location to store a monitor address specified by an instruction being part of a first thread and comparison logic having inputs coupled to said storage location and said plurality of bus cycle information lines and a comparison logic output;

coherence logic coupled to receive said monitor address, that in response to the instruction is to generate a read and/or invalidate transaction for a cache line associated with said monitor address suspend logic responsive to a second instruction in said first thread to suspend said first thread; and

resume logic responsive to said comparison logic output to resume said first thread.

- 9. (Original) The apparatus of claim 8 wherein said programmable memory access detection logic comprises write detection logic.
  - 10. (Original) The apparatus of claim 9 further comprising:

hit generation logic coupled to said storage location and said bus controller, wherein said hit generation logic has an output hit signal externally available to couple to a system bus.

- 11. (Original) The apparatus of claim 8 wherein said bus controller is to generate, in response to the instruction, a bus cycle chosen from a set consisting of:
  - a bus read line invalidate of the cache line associated with said monitor address;
  - a bus write line invalidate of the cache line associated with said monitor address.
- 12. (Original) The apparatus of claim 8 wherein said read and/or invalidate transaction is to ensure that no other processor caches include said cache line associated with said monitor address in a modified or exclusive state.
- 13. (Currently Amended) The apparatus of claim 8 wherein said instruction is a part of a first thread, further comprising: coherence logic coupled to receive said monitor address, that in response to the instruction is to generate a read and/or invalidate transaction for a cache line associated with said monitor address.

suspend logic responsive to a second instruction in said first thread to suspend said first thread;

resume logic responsive to said comparison logic output to resume said first thread.

- 14. (Currently Amended) The apparatus of claim 13-8 further comprising: partition/anneal logic to anneal and partition resources responsive to respectively suspension and resumption of said first thread.
  - 15. (Currently Amended) A method comprising:

performing a first bus transaction to eliminate ownership by other agents of a cache line associated with a monitor address specified by an instruction;

asserting a preventative-signal to allow a modification of the cache line in response to a second bus transaction attempting to gain ownership of said cache line associated with the monitor address;

suspending execution of a first thread of which the instruction is a part, in response to a second instruction; and

resuming execution of said first thread in response to detection of a memory access to the monitor address.

Appl. No. 10/039,656 Amdt. Dated 04/14/2006

Reply to Office Action of Decmeber 15, 2006

16. (Currently Amended) The method of claim 15 wherein performing the first bus transaction comprises:

preventing <u>any a</u> system processor cache from storing said cache line associated with said monitor address in a modified or exclusive state.

- 17. (Original) The method of claim 15 wherein performing the first bus transaction comprises performing an invalidating transaction.
- 18. (Original) The method of claim 15 wherein performing the first bus transaction comprises performing a read transaction.
- 19. (Original) The method of claim 15 wherein asserting the preventative signal comprises asserting a hit signal in response to a transaction which could result in a bus agent gaining ownership of the cache line associated with said monitor address.
- 20. (Original) The method of claim 15 wherein said monitor address is an operand of said instruction.
- 21. (Original) The method of claim 15 further comprising flushing said cache line from a plurality of processor caches in a processor that executes said instruction.
  - 22. (Cancelled).
- 23. (Currently Amended) The method of claim 22-15 wherein suspending execution of the first thread further comprises:

relinquishing a plurality of thread partitionable resources associated with said first thread.

- 24. (Currently Amended) A system comprising:
- a bus;
- a first processor having a first cache; and
- a second processor having a second cache, said second processor comprising:

Docket No: 042390.P13635 Page 8 of 14 WWS/sm

a monitor to monitor transactions from the first processor on the bus to detect a memory access to a monitor address specified by an instruction executed by said second processor,;

coherence logic to generate a bus transaction to prevent said first cache from owning a cache line associated with said monitor address, and

thread suspension logic to suspend a first thread of which said instruction is a part until an access to said cache line associated with said monitor address occurs.

- 25. (Original) The system of claim 24 wherein said second processor further comprises: hit generation logic to generate a hit signal in response to a read transaction to said cache line associated with said monitor address.
- 26. (Original) The system of claim 24 wherein said second processor is to flush said cache line associated with said monitor address from the second cache in response to said instruction.
- 27. (Original) The system of claim 24 wherein said bus transaction to prevent said first cache from owning said cache line associated with said monitor address is a read transaction.
- 28. (Original) The system of claim 24 wherein said bus transaction prevents the first cache from holding said cache line associated with said monitor address in a modified or exclusive state.
  - 29. (Cancelled).
- 30. (Currently Amended) The system of claim 29-24 wherein said second processor further comprises partitioning and annealing logic to relinquish resources associated with said first thread when said first thread is suspended and to re-partition resources to accommodate said first thread when said first thread is resumed.

## 31. (New) A method comprising:

performing a first bus transaction to eliminate ownership by other agents of a cache line associated with a monitor address specified by an instruction being part of a first thread of instructions;

attempting to gain ownership of the cache line associated with the monitor address; suspending execution of the first thread in response to a second instruction; and resuming execution of the first thread in response to detection of a memory access to the monitor address.

32. (New) The method of claim 31 wherein performing the first bus transaction comprises:

preventing a system processor cache from storing the cache line associated with the monitor address in a modified or exclusive state.

- 33. (New) The method of claim 31 wherein performing the first bus transaction comprises performing an invalidating transaction.
- 34. (New) The method of claim 31 wherein performing the first bus transaction comprises performing a read transaction.
- 35. (New) The method of claim 31 wherein attempting to gain ownership of the cache line comprises asserting a hit signal in response to a transaction configured to cause a bus agent to gain ownership of the cache line associated with the monitor address.
- 36. (New) The method of claim 31 wherein the monitor address is an operand of the instruction.
- 37. (New) The method of claim 31 further comprising flushing the cache line from a plurality of processor caches in a processor that executes the instruction.

Appl. No. 10/039,656 Amdt. Dated 04/14/2006 Reply to Office Action of Decmeber 15, 2006

38. (New) The method of claim 31 wherein suspending execution of the first thread further comprises:

relinquishing a plurality of thread partitionable resources associated with the first thread.

Docket No: 042390.P13635 Page 11 of 14 WWS/sm